

WHAT IS CLAIMED IS:

Sub B17

1. An electro-optical device comprising:
at least two transistors provided on an insulating surface;
a common gate wiring provided on said insulating surface and
5 connected with said two transistors at gate electrodes of said two transistors;
a common source wiring provided on said insulating surface
and connected with said two transistors at one of source and drain of each
of said two transistors; and
a common drain wiring provided on said insulating surface
10 and connected with said two transistors at the other of the source and drain
of each of said two transistors,
wherein said two transistors are connected with each other in
parallel by the connections of said common gate wiring, said common
source wiring and said common drain wiring with said two transistors,
15 wherein at least channel-forming regions of said at least two
transistors are provided in regions which can be regarded as being
effectively monocrystalline, and
wherein said regions which can be regarded as being
effectively monocrystalline comprise silicon.
- 20 2. An electro-optical device comprising:
at least two transistors provided on an insulating surface in a
peripheral circuitry of said electro-optical device;
a common gate wiring provided on said insulating surface and
connected with said two transistors at gate electrodes of said two transistors;

a common source wiring provided on said insulating surface and connected with said two transistors at one of source and drain of each of said two transistors; and

a common drain wiring provided on said insulating surface and connected with said two transistors at the other of the source and drain of each of said two transistors,

wherein said two transistors are connected with each other in parallel by the connections of said common gate wiring, said common source wiring and said common drain wiring with said two transistors,

wherein at least channel-forming regions of said at least two transistors are provided in regions which can be regarded as being effectively monocrystalline, and

wherein said regions which can be regarded as being effectively monocrystalline comprise silicon.

3. An electro-optical device comprising:

at least two transistors provided on an insulating surface in a buffer circuit of a peripheral circuitry of said electro-optical device;

a common gate wiring provided on said insulating surface and connected with said two transistors at gate electrodes of said two transistors;

a common source wiring provided on said insulating surface and connected with said two transistors at one of source and drain of each of said two transistors; and

a common drain wiring provided on said insulating surface and connected with said two transistors at the other of the source and drain of each of said two transistors,

wherein said two transistors are connected with each other in parallel by the connections of said common gate wiring, said common source wiring and said common drain wiring with said two transistors,

5 wherein at least channel-forming regions of said at least two transistors are provided in regions which can be regarded as being effectively monocrystalline, and

wherein said regions which can be regarded as being effectively monocrystalline comprise silicon.

4. An electro-optical device comprising:

10 an active matrix circuit provided on an insulating surface;
at least two transistors provided on said insulating surface in a peripheral circuitry of said electro-optical device provided around said active matrix circuit;

15 a common gate wiring provided on said insulating surface and connected with said two transistors at gate electrodes of said two transistors;

a common source wiring provided on said insulating surface and connected with said two transistors at one of source and drain of each of said two transistors; and

20 a common drain wiring provided on said insulating surface and connected with said two transistors at the other of the source and drain of each of said two transistors,

wherein said two transistors are connected with each other in parallel by the connections of said common gate wiring, said common source wiring and said common drain wiring with said two transistors,

25 wherein at least channel-forming regions of said at least two transistors are provided in regions which can be regarded as being effectively monocrystalline, and

09334646-06109

1021
cont.

wherein said regions which can be regarded as being effectively monocrystalline comprise silicon.

5. An electro-optical device comprising: an active matrix circuit provided on an insulating surface;

5 at least two transistors provided on said insulating surface in a buffer circuit of a peripheral circuitry of said electro-optical device provided around said active matrix circuit;

a common gate wiring provided on said insulating surface and connected with said two transistors at gate electrodes of said two transistors;

10 a common source wiring provided on said insulating surface and connected with said two transistors at one of source and drain of each of said two transistors; and

15 a common drain wiring provided on said insulating surface and connected with said two transistors at the other of the source and drain of each of said two transistors,

wherein said two transistors are connected with each other in parallel by the connections of said common gate wiring, said common source wiring and said common drain wiring with said two transistors,

20 wherein at least channel-forming regions of said at least two transistors are provided in regions which can be regarded as being effectively monocrystalline, and

wherein said regions which can be regarded as being effectively monocrystalline comprise silicon.

6. An electro-optical device comprising:

25 at least two transistors provided on an insulating surface;

1981
Cont.

a common gate wiring provided on said insulating surface and connected with said two transistors at gate electrodes of said two transistors;

a common source wiring provided on said insulating surface and connected with said two transistors at one of source and drain of each of said two transistors; and

a common drain wiring provided on said insulating surface and connected with said two transistors at the other of the source and drain of each of said two transistors,

wherein said two transistors are connected with each other in parallel by the connections of said common gate wiring, said common source wiring and said common drain wiring with said two transistors,

wherein at least channel-forming regions of said at least two transistors are provided in regions which can be regarded as being effectively monocrystalline,

wherein said channel-forming regions of said at least two transistors are separately provided in at least two separate islands respectively, and

wherein said regions which can be regarded as being effectively monocrystalline comprise silicon.

7. An electro-optical device comprising: at least two transistors provided on an insulating surface;

a common gate wiring provided on said insulating surface and connected with said two transistors at gate electrodes of said two transistors;

a common source wiring provided on said insulating surface and connected with said two transistors at one of source and drain of each of said two transistors; and

09334646-067399

B1
Cust.

a common drain wiring provided on said insulating surface and connected with said two transistors at the other of the source and drain of each of said two transistors,

5 wherein said two transistors are connected with each other in parallel by the connections of said common gate wiring, said common source wiring and said common drain wiring with said two transistors,

wherein at least channel-forming regions of said at least two transistors are provided in regions which can be regarded as being effectively monocrystalline,

10 wherein said channel-forming regions of said at least two transistors are provided in a common island; and

wherein said regions which can be regarded as being effectively monocrystalline comprise silicon.

8. An electro-optical device comprising:

15 at least two transistors provided on an insulating surface in a peripheral circuitry of said electro-optical device;

a common gate wiring provided on said insulating surface and connected with said two transistors at gate electrodes of said two transistors;

20 a common source wiring provided on said insulating surface and connected with said two transistors at one of source and drain of each of said two transistors; and

a common drain wiring provided on said insulating surface and connected with said two transistors at the other of the source and drain of each of said two transistors,

25 wherein said two transistors are connected with each other in parallel by the connections of said common gate wiring, said common source wiring and said common drain wiring with said two transistors,

B1
cont.

wherein at least channel-forming regions of said at least two transistors are provided in regions which can be regarded as being effectively monocrystalline,

5 wherein said channel-forming regions of said at least two transistors are separately provided in at least two separate islands respectively, and

wherein said regions which can be regarded as being effectively monocrystalline comprise silicon.

9. An electro-optical device comprising: at least two transistors provided on an insulating surface in a peripheral circuitry of said electro-optical device;

a common gate wiring provided on said insulating surface and connected with said two transistors at gate electrodes of said two transistors;

15 a common source wiring provided on said insulating surface and connected with said two transistors at one of source and drain of each of said two transistors; and

a common drain wiring provided on said insulating surface and connected with said two transistors at the other of the source and drain of each of said two transistors,

20 wherein said two transistors are connected with each other in parallel by the connections of said common gate wiring, said common source wiring and said common drain wiring with said two transistors,

25 wherein at least channel-forming regions of said at least two transistors are provided in regions which can be regarded as being effectively monocrystalline,

wherein said channel-forming regions of said at least two transistors are provided in a common island; and

wherein said regions which can be regarded as being effectively monocrystalline comprise silicon.

10. An electro-optical device which employs a thin-film semiconductor which is formed on an insulating surface, wherein

the thin-film semiconductor has a region which can be regarded as being effectively monocrystalline,

the region contains carbon and nitrogen atoms at a concentration of $5 \times 10^{18} \text{ cm}^{-3}$ or less, oxygen atoms at a concentration of $5 \times 10^{19} \text{ cm}^{-3}$ or less, and

wherein the region constitutes at least part of a channel-forming region.

11. The device of claim 1 wherein said electro-optical device has a memory.

12. The device of claim 1 wherein said electro-optical device has a decoder.

13. The device of claim 1 wherein said electro-optical device is a display system.

14. The device of claim 2 wherein said electro-optical device has a memory.

15. The device of claim 2 wherein said electro-optical device has a decoder.

09334646.061799
66/T90" 9494EE60

pub D31

16. The device of claim 2 wherein said electro-optical device is a display system.

17. The device of claim 3 wherein said electro-optical device has a memory. D

5 18. The device of claim 3 wherein said electro-optical device has a decoder.

19. The device of claim 3 wherein said electro-optical device is a display system.

10 20. The device of claim 4 wherein said electro-optical device has a memory.

21. The device of claim 4 wherein said electro-optical device has a decoder. B

22. The device of claim 4 wherein said electro-optical device is a display system.

15 23. The device of claim 5 wherein said electro-optical device has a memory. C

24. The device of claim 5 wherein said electro-optical device has a decoder.

25. The device of claim 5 wherein said electro-optical device is a display system.

26. The device of claim 6 wherein said electro-optical device has a memory.

27. The device of claim 6 wherein said electro-optical device has a decoder.

28. The device of claim 6 wherein said electro-optical device is a display system.

29. The device of claim 7 wherein said electro-optical device has a memory.

30. The device of claim 7 wherein said electro-optical device has a decoder.

31. The device of claim 7 wherein said electro-optical device is a display system.

32. The device of claim 8 wherein said electro-optical device has a memory.

33. The device of claim 8 wherein said electro-optical device has a decoder.

34. The device of claim 8 wherein said electro-optical device is a display system.

35. The device of claim 9 wherein said electro-optical device has a memory.

5 36. The device of claim 9 wherein said electro-optical device has a decoder.

37. The device of claim 9 wherein said electro-optical device is a display system.

66290" 544460
36 B₂ 10
38. The device of claim 1 wherein ratio (W/W_0) between width W_0 of a spectrum at a position at half of a Raman spectrum intensity for a monocrystalline silicon wafer and a width W of a spectrum at a position at half of a Raman spectrum intensity for said regions which can be regarded as being effectively monocrystalline is 2.0 or less.

15 39. The device of claim 1 wherein ratio (I/I_0) between a Raman spectrum intensity I_0 of a monocrystalline silicon wafer and a Raman spectrum intensity I of said regions which can be regarded as being effectively monocrystalline is 0.8 or more.

20 40. The device of claim 2 wherein ratio (W/W_0) between width W_0 of a spectrum at a position at half of a Raman spectrum intensity for a monocrystalline silicon wafer and a width W of a spectrum at a position at half of a Raman spectrum intensity for said regions which can be regarded as being effectively monocrystalline is 2.0 or less.

41. The device of claim 2 wherein ratio (I/I_0) between a Raman spectrum intensity I_0 of a monocrystalline silicon wafer and a Raman spectrum intensity I of said regions which can be regarded as being effectively monocrystalline is 0.8 or more.

5 42. The device of claim 3 wherein ratio (W/W_0) between width W_0 of a spectrum at a position at half of a Raman spectrum intensity for a monocrystalline silicon wafer and a width W of a spectrum at a position at half of a Raman spectrum intensity for said regions which can be regarded as being effectively monocrystalline is 2.0 or less.

10 43. The device of claim 3 wherein ratio (I/I_0) between a Raman spectrum intensity I_0 of a monocrystalline silicon wafer and a Raman spectrum intensity I of said regions which can be regarded as being effectively monocrystalline is 0.8 or more.

15 44. The device of claim 4 wherein ratio (W/W_0) between width W_0 of a spectrum at a position at half of a Raman spectrum intensity for a monocrystalline silicon wafer and a width W of a spectrum at a position at half of a Raman spectrum intensity for said regions which can be regarded as being effectively monocrystalline is 2.0 or less.

20 45. The device of claim 4 wherein ratio (I/I_0) between a Raman spectrum intensity I_0 of a monocrystalline silicon wafer and a Raman spectrum intensity I of said regions which can be regarded as being effectively monocrystalline is 0.8 or more.

46. The device of claim 5 wherein ratio (W/W_0) between width W_0 of a spectrum at a position at half of a Raman spectrum intensity for a monocrystalline silicon wafer and a width W of a spectrum at a position at half of a Raman spectrum intensity for said regions which can be regarded as being effectively monocrystalline is 2.0 or less.

47. The device of claim 5 wherein ratio (I/I_0) between a Raman spectrum intensity I_0 of a monocrystalline silicon wafer and a Raman spectrum intensity I of said regions which can be regarded as being effectively monocrystalline is 0.8 or more.

48. The device of claim 6 wherein ratio (W/W_0) between width W_0 of a spectrum at a position at half of a Raman spectrum intensity for a monocrystalline silicon wafer and a width W of a spectrum at a position at half of a Raman spectrum intensity for said regions which can be regarded as being effectively monocrystalline is 2.0 or less.

49. The device of claim 6 wherein ratio (I/I_0) between a Raman spectrum intensity I_0 of a monocrystalline silicon wafer and a Raman spectrum intensity I of said regions which can be regarded as being effectively monocrystalline is 0.8 or more.

50. The device of claim 7 wherein ratio (W/W_0) between width W_0 of a spectrum at a position at half of a Raman spectrum intensity for a monocrystalline silicon wafer and a width W of a spectrum at a position at half of a Raman spectrum intensity for said regions which can be regarded as being effectively monocrystalline is 2.0 or less.

51. The device of claim 7 wherein ratio (I/I_0) between a Raman spectrum intensity I_0 of a monocrystalline silicon wafer and a Raman spectrum intensity I of said regions which can be regarded as being effectively monocrystalline is 0.8 or more.

5 52. The device of claim 8 wherein ratio (W/W_0) between width W_0 of a spectrum at a position at half of a Raman spectrum intensity for a monocrystalline silicon wafer and a width W of a spectrum at a position at half of a Raman spectrum intensity for said regions which can be regarded as being effectively monocrystalline is 2.0 or less.

10 53. The device of claim 8 wherein ratio (I/I_0) between a Raman spectrum intensity I_0 of a monocrystalline silicon wafer and a Raman spectrum intensity I of said regions which can be regarded as being effectively monocrystalline is 0.8 or more.

15 54. The device of claim 9 wherein ratio (W/W_0) between width W_0 of a spectrum at a position at half of a Raman spectrum intensity for a monocrystalline silicon wafer and a width W of a spectrum at a position at half of a Raman spectrum intensity for said regions which can be regarded as being effectively monocrystalline is 2.0 or less.

20 55. The device of claim 9 wherein ratio (I/I_0) between a Raman spectrum intensity I_0 of a monocrystalline silicon wafer and a Raman spectrum intensity I of said regions which can be regarded as being effectively monocrystalline is 0.8 or more.

56. The device of claim 10 wherein ratio (W/W_0) between width W_0 of a spectrum at a position at half of a Raman spectrum intensity for a monocrystalline silicon wafer and a width W of a spectrum at a position at half of a Raman spectrum intensity for said regions which can be regarded as being effectively monocrystalline is 2.0 or less.

57. The device of claim 10 wherein ratio (I/I_0) between a Raman spectrum intensity I_0 of a monocrystalline silicon wafer and a Raman spectrum intensity I of said regions which can be regarded as being effectively monocrystalline is 0.8 or more.

B2
cont.

add B3 >

add
D7 >

add
F3 >

add
I' >

add H3 >